OSPI Transmit FIFO Error Interrupt Clear Register
TXEICR | Clear Transmit FIFO Overflow/Underflow Interrupt. This bit reflects the status of the interrupt. A read from this bit clears the Transmit FIFO Overflow/Underflow interrupt; writing has no effect. |